Abstract-This paper presents the design, simulation and measurements of wideband two-stage LNAs using commercially available discrete components and targeting Square Kilometre Array (SKA) focalplane-array verification studies. The design optimization was implemented through simulations based on theoretical work that shows that low wide-band noise figures and power match are achievable by inner-stage component selection and device bias. In contrast to the conventional practice of having each stage of a discrete LNA matched to 50 Ω, the inner stage was designed with a mismatching capacitor between the two stages. The measured results are presented for 0.7-1.4 GHz and achieve noise figures below 0.4 dB, gain of at least 28 dB, mid-band input return loss of 7 dB, output P1 dB of 18.3 dBm, input-referred IP3 of −15.47 dBm, and power consumption of 500 mW with a supply voltage of 5 V.
INTRODUCTION
Low noise amplifier (LNA) design typically focuses on obtaining an optimal input admittance to produce a low noise figure over a relatively small bandwidth, usually in the range of ten percent of the operating frequency. In some applications, such as the Square Kilometre Array (SKA) radio telescope initiative [1] , the bandwidth requirement is more demanding and involves an operating frequency range of an octave or more. Recent research has demonstrated LNAs with noise figures below 0.4 dB from 0.7 GHz to 1.4 GHz using CMOS technology [2] [3] [4] [5] . This paper examines a wideband LNA design that uses off-theshelf Gallium Arsenide (GaAs) transistors. The design optimization is based on the on-chip techniques presented in [6, 7] , in which capacitive loading at the output of first stage is used for noise matching the first stage by exploiting the intrinsic gate-drain parasitic capacitance of the transistors.
Section 2 presents an overview of the LNA circuit design. Section 3 discusses the LNA simulation and optimization. Section 4 presents the measured results, and Section 5 provides a summary and conclusion.
LNA OVERVIEW
The device selected for the two-stage LNA design is the MGA-16516 GaAs MMIC matched-pair dual transistor from Avago Technologies [8] . These components have a small package size and the performance is optimized for the required frequency range. Although these devices have two transistor sections in each device package for balanced amplifier applications, only one transistor from each package was used in the two-stage design to improve layout efficiency and to minimize interference with the radio frequency (RF) signal path. The LNAs are constructed on low-loss PCB material.
The MGA-16516 has an optimum operational frequency range of 500 MHz to 1.7 GHz. The manufacturer's data sheet [8] reports a noise figure of 0.4 dB (typical) at 850 MHz with a 5 V supply, while drawing 50 mA for a single transistor. The gate bias voltage is 0.48 V (typical).
The circuit schematic for the proposed two-stage LNA is shown in Fig. 1 . The input inductor, L 1 , is a high Q inductor, which minimizes signal loss, resistive thermal noise, and contributes to the LNA Capacitor C 5 provides DC blocking between stages and is the main tuning component for the LNA noise figure and input return loss. Because the transistors are not unilateral, tuning C 5 modifies the LNA input impedance but does not affect the LNA optimum impedance for minimum noise. Therefore, it is possible to use L 1 , L 2 , and C 1 for noise matching the LNA and tuning C 5 to achieve reasonable input power match. Therefore, C 5 allows the de-coupling between input power match and noise match. For a wide-band design, the LNA is optimized so that its noise figure (NF) approaches the minimum noise figure (NFmin) at the upper frequency band edge [5] . Inductor L 4 , capacitor C 6 , and resistor R 4 control second-stage input match. Resistors R 4 and R 5 increase circuit stability and provide a DC path for gate bias. The second-stage output RF choke inductor, L 5 , capacitor C 8 , resistor R 6 , and output inductor, L 6 , control the output match for the LNA. Resistor R 6 also serves to improve stability of the output stage. Resistor R 7 provides RF filtering and a DC path for the second-stage supply voltage.
The PCB material is an important design choice and has a significant effect on LNA noise figure performance. Dissipative signal loss at the input sections of the PCB layout directly increases the noise figure and cannot be corrected in later stages of amplification. Rogers Corporation RO4003C material was selected for its low-loss characteristics and standard fabrication process. Electromagnetic (EM) simulation of the PCB material and layout was implemented using Momentum, a 2.5D EM simulator from Keysight. The EM simulation provided S-parameter data files that were used in the circuit simulation of the LNA designs.
CIRCUIT SIMULATION
The two-stage wideband LNA design was optimized using circuit simulation, which included vendorsupplied S-parameter data for the active and passive devices as well as the EM-simulated PCB sections. Keysight ADS simulation software was used to optimize noise figure, input and output return loss, forward gain, and circuit stability. Following the techniques described in [6, 7, 9] , the noise figure performance at the high band edge (1.4 GHz) was optimized to obtain the best NF. Some attention was also given to the LNA input return loss across the operational frequency range to keep it as high as possible without affecting NF. Since for the intended application in an SKA focal-plane array, the antennas are designed to match the LNAs, the return loss of the LNA is not as critical as NF.
Simulation of the two-stage wideband LNA began by making the first stage and second stage stable. The first stage and second-stage sections were simulated independently to achieve stable operation before combining the two stages to optimize NF, input reflection coefficient (S 11 ), output return loss (S 22 ), and forward gain (S 21 ). The S-parameter and noise-parameter data for the MGA-16516 were available for a bias range from 3 V @ 50 mA to 5 V @ 60 mA. The bias condition that provided the best minimum noise figure, 5 V @ 50 mA, was used for simulation. The simulated S-parameters, noise figure, and NFmin of the two-stage wideband LNA are shown in Table 1 .
MEASURED RESULTS
Two test boards for the wideband LNA were constructed and identified as Brd1 and Brd2. A photograph of the LNA is shown in Fig. 2 . Test board Brd1 was modified by mechanically removing the solder mask along the RF signal path. Test board Brd2 was unaltered. The test boards did not have shielding and the circuitry was exposed to free space and inevitable interference. Noise figure measurements were conducted in a shielded room at ambient with a Keysight N8973A Noise Figure Analyzer and N4000A Noise Source. The same N4000A Noise Source was used for all noise figure measurements to eliminate calibration variability. The LNA circuits present DC voltages at the input and output connectors and high-frequency DC blocking capacitors were used to prevent instrument damage during measurements. The losses associated with the DC blocking capacitors and test cables were de-embedded.
The two-stage wideband LNA simulated and measured NFs for Brd1 and Brd2 are shown in Fig. 3 . The simulated NF and NFmin are similar in value near the high end of the frequency range, as desirable for wideband LNA noise matching, and are both higher than the measured NF (solid and dashed lines in the middle of the chart). Vendor-supplied noise parameters are dependent on measurement techniques and calibration accuracy and may result in conservative simulated noise figure performance as indicated by measured results.
The RF input and output connectors used in the LNA designs are SMA PCB edge-mount connectors. The SMA connector-to-PCB microstrip trace transition requires full 3D simulation to develop an accurate model. Instead, a direct measurement of the SMA/PCB transition was made using a test board and a Vector Signal Analyzer (VNA). A calibrated coaxial cable extension was soldered to the input pad of inductor L 1 and the signal loss was measured from the input SMA connector to the inductor pad. The same procedure was used to measure the output inductor-pad-to-SMA-connector signal loss. The measurements showed that a significant amount (∼0.1 dB) of noise is contributed by the input SMA and the PCB microstrip to the LNA noise.
The two-stage wideband LNA simulated and measured S-parameters for Brd1 and Brd2 are shown in Fig. 4 . In general, there is good agreement between simulated (dotted lines) and measured parameters. The differences can be attributed to EM simulation accuracy and input-connector measurement errors. The measured results for the two test boards show very consistent performance. This validates the repeatability of the design. The measured P1 dB results for Brd1 and Brd2 are shown in Fig. 5 . The measurements were taken at mid-band, 1.1 GHz. The input-referred third-order intermodulation product levels, IIP3, were also measured at the mid-band frequency of 1.1 GHz. The two tones were spaced 1 MHz apart. The power level was −43 dBm per tone. The measured results are shown in Table 2 . Table 3 summarizes the LNA performance and presents measurement results for other LNAs targetting SKA specifications and one commercial amplifier. The presented LNA achieves lower noise figures than other discrete LNAs and therefore two such LNAs have been installed in one of the 7 Synthesis Telescope antennas operated by the Dominion Radio Astrophysical Observatory (DRAO), National Research Council of Canada. The same LNAs but on a slightly modified PCB have also been used in an Advanced Phased-Array Feed designed by DRAO [10, 11] .
CONCLUSION
The simulated and measured results for two wideband LNAs have been presented. The LNAs used inter-stage mismatch to decouple input noise matching from power matching. The LNAs display low noise, an octave bandwidth, good input return loss, high gain, and moderate power consumption. The presented LNA achieves lower noise figures than other discrete LNAs designed for the same application.
